<< Function description >>

File name

RAM_SRAM.nsl

Main feature

8word x 8bit SRAM module

Signal list

AD_i[2] = Address in
DB_i[8]= Write Data in
CS_i= Chip Select in
WEN_i= Write Enable in
REN_i= Read Enable in

DB_o[8] = Read Data out

Description

This code shown an example of “MEM” declare statement inferences memory array.

mem[sigName][n][m]= { init value … } ;
An above statement generates a “sigNAME” memory block with n[word] by m[bit] parameter.
Also, user can specify initial value using “{ }” statement after n/m paraeter.

• Index
• Function
• NSL
• Verilog