< Function description >

File name

ADDER4_sync.nsl

Function

4bit clock synchronous adder.

I/O signal

A_in[4]=Add parameter input A.
B_in[4]=Add parameter input B.
Q_out[4]=Result.

Specification

This code shown example of 4bit clock synchronous adder design.
This code includes temporary register for keep an adder result as ‘reg_Q[4]‘.

Note

 

• Index
• Function
• NSL
• Verilog